Abstract -The advent of multigate transistor technology for 20-nm technology node and beyond, has increased the importance of wire parasitics, in particular, wire resistance in determining the circuit delay computation. Variability in wire dimensions directly impacts the wire parasitics, hence, the overall system performance. For the first time, in this paper, we study circuit variability for 11-and 7-nm technology nodes based on GDSII-level layouts. We propose novel hybrid multipatterning flows, which combine the litho-etchlitho-etch and self-aligned-spacer technologies, to reduce circuit variability induced by the lithography process. We engineer the hybrid solutions to have reduced variability in wire resistance, and circuit performance, and develop variability models for each patterning proposal. We also find the increasing need of these hybrid solutions at the 7-nm technology node. For Extreme Ultraviolet (EUV) lithography to enable higher circuit performance than the proposed patterning regimes, it requires a high precision in core variation of less than 1 nm.
wire parasitics, ergo, the variability in wire resistance becomes very important to the overall circuit timing variation and yield.
The variability in interconnect fabrication methodologies will mainly impact the local metal-levels, which face severe size effects. The 193i lithography regimes, such as litho-etchlitho-etch (LELE) and self-aligned-double-patterning (SADP), induce variability in wire parasitics uniquely. It was shown that the SADP scheme-induced larger variability in wire resistance as compared with the LELE scheme, while using the International Technology Roadmap for Semiconductors (ITRS) scaling regime [5] . Therefore, the LELE scheme was more beneficial to circuit performance and variability management [5] . However, the overlay errors between the masks employed in the LELE regime are concerning, and increase the wire capacitance variation. This misalignment may lead to reliability issues in the BEOL design. These issues in the two regimes discussed, in addition to the monetary drawbacks of multipatterning, have led to the exploration of EUV lithography which deals with a smaller wavelength, enabling the patterning of smaller dimensions required for the advanced technology nodes, without pitch-division. EUV lithography, however, faces several grand challenges due to its complexity. To generate a wavelength of 13.5 nm required by the EUV patterning, high energy photons of approximately 96 eV are required at the source [6] [7] [8] . The absorbability of EUV light results in complex requirements of the optics and masks in the EUV patterning scheme, which demand moving from lens-optics to mirror-based reflections to focus light in a vacuum setup [6] [7] [8] . The EUV lithography setup also requires a lower dose for the resist of typically 10 mJ/cm 2 , as opposed to a 30 mJ/cm 2 required by the 193i lithography [6] [7] [8] . Consequently, the linewidth-roughness increases. Interestingly, due to these difficulties with EUV lithography, several articles state the possibility of employing self-alignedquadruple-patterning (SAQP), and even self-aligned-octuplepatterning (SAOP) as an immediate solution to pattern small dimensions, and claim an extended lifetime of 193i multipatterning regimes [9] [10] [11] .
Self-aligned spacer-based lithography and the litho-etch type of lithography induce variations on wire widths and spacings. However, spacer-based regimes, such as SADP and SAQP, severely impact the wire width definitions, which cause large variation in wire resistance [5] , whereas the LELE regime induces an overlay error, which impacts the wire capacitance. This paper proposes several 193i hybrid multipatterning regimes to pattern interconnects, which utilize a combination of the LELE and SADP lithography flows, with the intent of reducing the variations in wire resistance and capacitance. In prior work published by IMEC in [12] , a similar combination is demonstrated experimentally; however, this paper will utilize a novel flow to define the interconnect dimensions, enabling lower interconnect variability compared with the conventional multipatterning regimes, unlike the results presented in [12] . For the first time, we study variability at 11-and 7-nm technology nodes, which are defined for the ITRS technology nodes for the year 2017 and the year 2022, respectively, using GDSII-level layouts. We build variability models for different flavors of the traditional 193i multipatterning regimes and the proposed hybrid multipatterning regimes, to capture how each regime uniquely impacts the wire definitions, and study their impact on circuit timing for several pitch-division options, with a novel methodology. We utilize the experimental measurements of interconnect variability, at the 11-nm technology node from [12] , termed as N7 in [12] and [13] . We extrapolate these measurements for the 7-nm technology node in this paper, based on the trends depicted in [13] . The simulation results in this paper delineate the possibility of reduced variability, and improved circuit timing, facilitated by the proposed hybrid multipatterning-regimes.
II. SIMULATION METHODOLOGY FOR VARIABILITY ANALYSIS
The BEOL design flow and variability analysis is performed at the 11-and 7-nm technology nodes. The GDSII-level layouts for the circuits under study are generated from the physical design flow discussed in [3] and [16] . The FinFET models are taken from [15] , and assume a supply voltage of 0.75 and 0.7 V, and a gate length of 14 and 11 nm, for the 11-and 7-nm technology nodes, respectively. The BEOL design stack details, interconnect parasitics are shown in Table I . All other assumptions are obtained from [3] and [15] - [16] . The BEOL design, utilizing the ITRS scaling regime is termed as Case I in this paper. Since interconnect resistance is more important than interconnect capacitance for pitch-constrained metal levels in these technology nodes, the wire width, wire thickness,and dielectric thickness are proportionally increased by 10% and 15% for a constant pitch from Case I, and termed Case II and Case III, respectively. This alleviates the wire resistance, and compromises the wire capacitance. It is shown in [3] and [5] that this wire sizing for local metal-levels can improve the circuit performance, and is used in this paper to study variability at optimum wire sizing. The variability numbers for the 11-nm technology nodes are based experimental measurements taken from [12] , and are extrapolated to the 7-nm technology node based on the trends highlighted in [12] .
The wire-density-distribution for the critical paths in the layout, fan-out information, shared parasitics with neighboring nets, metal-level distribution, information about the segments which compose the nets, and other routing information is extracted from the GDSII files, and converted to an HSPICE file [18] , which is integrated with the variability models defined in this paper. Monte Carlo simulations are then performed to depict the spread in interconnect parasitics, and circuit timing, with a margin of error less than 0.36% of the mean value in the worst case scenario. Since every net is decomposed into several wire segments consisting of vias and interconnects of different metal-levels used to route the net, each wire segment is randomly assigned to one type of interconnect, or mask color, to account for mask decomposition. For example, considering the SAQP option in the quadruplepatterning regime, there are four types of wires, which are uniquely impacted by variation, as shown in the variability models in Fig. 1(i) . Each segment in the net is assigned to one type of interconnect, out of the four types, with an equal probability for all. The resistance and the capacitance of the interconnect are computed for the new dimensions, using the resistivity and capacitance models from [20] [21] [22] [23] [24] [25] , and the netlist is modified for that Monte Carlo iteration. This provides a more realistic approach to analyze the advanced patterning regimes than the lumped approach utilized in prior work [5] . The individual sources of variability are assumed to have Gaussian distributions, as previously modeled in [5] and [10] . The study is based on extracted information from GDSII-level layouts, thus, providing higher accuracy than other modeling approaches utilized in [13] .
III. SYSTEMATIC VARIABILITY IN INTERCONNECTS
Sources of variability in the interconnect fabrication process, such as chemical-mechanical-polishing (CMP), lithography, thin-film deposition, and so on, cause variation in wire definitions and spacings, and are discussed in detail in [12] . These systematic sources of variability are predictable, and can be modeled based on the foundary settings, and other fabrication parameters.
A. Variation in Interconnect and Dielectric Thickness
The CMP and etch processes directly influence the variability in wire and dielectric thickness. Depending on the polishing pad, the slurry used, and other components of the CMP process, the wire and dielectric thickness can vary across the chip. Additionally, the wire-density varies across the chip, and denser areas which have a higher interconnect percentage may experience over polishing due to copper interconnects being softer than the surrounding dielectrics in the BEOL design [19] . The variability models assume that the CMP process affects the top of the wire and the adjacent dielectric, and the etch process impacts the bottom of the wire and its adjacent dielectric thickness, independent of the patterning regime utilized. This influences both the wire resistance and wire capacitance, which are computed from previously defined models for copper interconnects [2] , [20] [21] [22] [23] [24] [25] .
B. Variation in Interconnect Width and Spacing
The lithography flows contributing to variability in interconnect width and spacing are discussed in the following Section IV, and each regime places a unique importance on interconnect resistance and interconnect capacitance.
IV. ALTERNATIVE MULTIPATTERNING TECHNOLOGIES
Multipatterning regimes were only an immediate solution to printing smaller dimensions, and there is tremendous ongoing research effort to develop and enable EUV lithography [6] [7] [8] . Due to the grand challenges faced in enabling EUV lithography, the multipatterning regimes are said to have an extended lifetime [9] [10] [11] . We propose novel hybridlithography regimes for local and intermediate interconnects, utilizing the traditional 193i lithography, which are beneficial to circuit performance and variation management.
A. Analyzing Traditional Multipatterning Regimes
In the light of prior findings in the literature on the LELE, SADP, and SAQP regimes, and their impact on interconnect variability, the following conclusions were made. First, wire resistance is more crucial than wire capacitance at advanced technology nodes [3] , [4] . Second, overall variability in wire resistance is substantially higher than the variability in wire capacitance [5] . Third, the main contributors to wire resistance variation are the core and spacer variations [5] . It was also experimentally derived that the spacer growth process has a higher precision than core patterning using the litho-etch process [9] . Finally, the SADP and SAQP regimes induce more variability in wire resistance due to additional variation induced by spacers, compared with the LELE regime [5] , and the LELE regime induced more variability in wire capacitance due to the overlay error [5] .
B. Proposed Lithography Regimes
Collectively addressing the issues highlighted in the literature on the traditional multipatterning regimes, a hybrid methodology which combines the litho-etch and spacer regimes is proposed, and is termed as the LELEDP regime, in Fig. 2 . This is done by making the following changes: 1) utilizing spacers to define pitch-constrained wires, hence, reducing wire resistance variability due to variability in wire width; 2) allowing only wider wires to be influenced by core variability, when wire resistivity is not as sensitive to wire geometry; 3) reducing the impact of spacer variability on wire width; and 4) engineering the lithography flow to reduce the number of wire spacings influenced by overlay variation.
The LELEDP regime demonstrated in Fig. 2(i) , comprises of two consecutive litho-etch steps followed by the first spacer growth step. The core material is then removed, followed by a dummy spacer growth step, which is utilized to compliment the pattern. Finally, the first spacer is used to define the interconnect trenches, which determine the wire widths. This forms a quadruple-patterning regime. The spacers are used to define wire widths, maintaining minimal impact on wire resistance. This regime reduces the impact of overlay variation on the design while comparing with quadruple-patterning using (LE) 4 , which will have every wire spacing impacted by overlay variation. Another hybrid regime termed LELEQP regime is proposed in this paper, which is similar to the LELEDP scheme. However, the LELEQP scheme has two spacer steps instead of one, followed by a dummy spacer step. The second spacer determines the wire widths. Variations of these hybrid regimes are modeled and studied in this paper. The proposed regime has similar cut mask requirements to that of the spacer-based patterning regimes, to cut the additional spacers grown around the litho-etch lines at the cut locations. Intuitively, since the proposed regime is expected to have a lower variability in line and overlay, the edge placement error value can be lower than that of the SADP or SAQP regime, thus, potentially reducing the cut mask design complexity [27] .
However, the flow shown in Fig. 2(i) is limited to the patterning of equally sized wires within a metal-level, and would require circuit-level optimization to virtually enable wide wires. The authors propose enabling the wide-wire flow in the LELEDP scheme by including a dummy-spacer step to define the wide-wire location. This is shown in Fig. 2 (ii), which shows a wide wire patterned in the second litho-etch step. This wire has to be wider than the intended widewire width by two times the largest wire spacing defined for a specific metal-level. Similar to the LELEDP flow in Fig. 2(i) , there are two litho-etch steps followed by a single spacer deposition step. This is followed by a dummy spacer deposition step, where the spacer S2 is grown until it fills up the largest wire spacing, while creating a pattern to define the wide-wire location. The first spacer is then stripped and is used to define the interconnect trenches in the dielectric. Thus, the minimum-width wires are defined by the width and variability of the first spacer, S1, while only the wide wire is influenced by the core variation, which is C2 in this scenario. This helps to maintain minimum variability on narrow wires where copper resistivity is a concern, and only the wider wires are influenced by a larger variation due to the core variability.
C. Variability Models
Analytical models are deduced for various patterning regimes to model the variability induced by each component of the patterning flows. This is shown in Fig. 1 . We perform the variability analysis on all pitch-division options upto octuple patterning, for the 11-and 7-nm technology nodes. For example, the octuple patterning may enable a smaller pitch, of less than 10 nm which is beyond the requirement of the 7-nm technology node. But it may be beneficial to roll back the lens-optics-based lithography setup to an older generation, investing in a higher order multipatterning option, to reduce variability with improved yield, and possibly an overall cost benefit.
1) Quadruple-Patterning Options:
Under this category, we study the SAQP regime and the (LE) 4 regime, and compare them with the LELEDP regime proposed in this paper. The variability models for these regimes are shown in Fig. 1(i)-(iv) . The (LE) 4 scheme experiences larger overlay variation than the LELE scheme. From Fig. 1 , it is observed that (LE) 4 has three independent overlay errors with respect to the first mask, unique to each masking step. The SAQP regime, however, has two independent spacer variables, namely, S1 and S2, which only influence the wire spacings, enabling lower variability in wire spacing compared with the former option. Looking at the variability model for LELEDP in Fig. 1(iv) , only two wire spacings for every five wire spacings are impacted by the overlay error, unlike the (LE) 4 scheme. Thus, it reduces the overall impact of overlay error on the circuit by using the spacer technology, with the benefits of lower wire width variability due to spacer-defined wire widths.
2) Octuple Patterning: The SAOP regime and the proposed LELEQP and (LE) 4 -DP regimes are compared. The (LE) 4 -DP regime is similar to the LELEDP regime with additional litho-etch steps, and requires a total of four mask steps. The variability models for the SAOP regime and the LELEQP regime are shown in Fig. 1(v) and (vi) . Evidently, the LELEQP regime largely reduces the influence of overlay error to two out of every eight wire spacings. Additionally, the impact of core and spacer variation on wire width is reduced.
D. Variability in Interconnect Parasitics
The key findings highlighted in [3] [4] [5] for the 11-nm technology node, elucidate the importance of wire resistance variability, and demonstrate the performance benefit of employing the LELE regime, over the SADP regime. Appropriately, the proposed hybrid regimes target to reduce the wire resistance variability by deploying spacer-defined wire widths, and reduce the number of wire spacings impacted by overlay to reduce the wire capacitance variation. The patterned core is used to define the wire spacings, which is also moderated by pitch-division, as shown by the variability models in Fig. 1. Fig. 3 shows the wire resistance and wire capacitance variations due to different sources of variation, in particular, for (LE) 3 , LELEDP, and LELEQP schemes. As presented in [5] , the LELE and the SADP schemes experience a worst case wire resistance variation of approximately 50% and 70%, respectively, due to core variation. Additionally, the SADP scheme also has spacer variation which impacts wire resistance approximately by 65%, in a pessimistic scenario. On the contrary, the overlay error in LELE scheme has no impact on wire resistance, but impacts the wire capacitance by 3.5% in the worst case. From  Fig. 3(i) and (ii), the (LE) 3 scheme has similar wire resistance variation and wire capacitance variation as the LELE scheme, due to core and overlay variability, respectively. Dividing the pitch to one-third using the (LE) 3 scheme, adds further complexity of three masks and two overlay errors. The wire resistance variation in LELEDP and LELEQP regimes is independent of core variation as shown in Fig. 3(iii)-(vi) . The impact of spacer variation on wire resistance is reduced substantially to about 30% and 25% in the worst case scenarios, in LELEDP and LELEQP, respectively. This is due to the moderated impact of spacer variation on wire widths as shown in Fig. 1(iv) and (v) , respectively, in comparison to the SADP and SAQP variability models in [5] . These hybridpatterning schemes also experience a reduced vulnerability to overlay, reducing the variability in wire capacitance, as in Fig. 3(iv) and (vii) . The enhanced tractability of wire parasitics offered by the LELEDP and LELEQP schemes, in comparison to the LELE, SADP, and SAQP regimes, facilitate the former two schemes to be attractive patterning options at advanced technology nodes. Due to severe size effects with scaling, the variation in wire parasitics for the traditional multipatterning options in the 7-nm technology node is worse than that observed in Fig. 3 depicted for the 11-nm technology node. Thus, the proposed patterning solutions further reduce the wire resistance variation in the 7-nm technology node.
E. Circuit Performance Variation Due to Wire Variability
The circuit performance for two standard circuit blocks, namely, Advanced Encryption Standard (AES) and Data Encryption Standard (DES), is studied and tabulated in Table  III . f DES and f AES are the target frequencies at which the DES and the AES circuit blocks are synthesized, respectively, for different cases. The variance in the wire parasitics impacts the circuit timing and cause a spread from the nominal critical path delay. However, it is expected that the variation in wire parasitics shown in Fig. 3 will be moderated in the overall circuit delay computation, due to the potential negation of variation on one wire segment, by the variation on another wire segment. Additionally, the delay contributed by the device parasitics also reduce the impact of variation in wire parasitics on circuit timing. With a target yield of 90%, the maximum circuit delay is measured and termed t max . The optimum patterning regimes with the lowest delay at 90% yield in every scenario are highlighted in Table III. In the 11-nm technology node double-patterning category, the LELE scheme displays lower variability and circuit delay at 90% yield in Case I. This was caused by the increased importance of wire resistance in circuit timing, which makes the circuit timing more vulnerable to wire resistance variability than wire capacitance variability [5] . As the wire resistance is alleviated in Case II and Case III, the variability in wire resistance is reduced. Additionally, the circuit trends toward a balanced sensitivity to wire resistance and wire capacitance, and the overall variability in circuit timing due to wire resistance is moderated. Thus, wire capacitance becomes equally important, and in Case II and Case III, the SADP scheme enables the circuit to be less vulnerable to variability, as compared with the LELE scheme, based on the σ values listed in Table III . In the quadruple-patterning category, the LELEDP scheme facilitates a lower circuit delay for all three cases. It is a similar situation in the octuple-patterning category, where the proposed regimes display lower circuit delay at 90% yield. The trends unveil that the hybrid-patterning proposals help in improving circuit timing and circuit vulnerability to variation.
The trends observed in the 11-nm technology node are exaggerated in the 7-nm technology node. Overall, the circuit timing variability is larger in the LELE and SADP model, than what was observed in the 11-nm technology node, increasing the importance of interconnect parasitics; ergo, their contribution to overall circuit critical path delay. This further entails the need for the proposed hybrid regimes in the 7-nm technology node. The increasing importance of wire resistance in circuit delay computation with scaling, as observed in [3] , and the higher wire resistance variability observed in the SADP model when compared with the LELE model [5] , allows the LELE scheme to offer better circuit timing even in Case III, where there is maximum improvement in wire resistance at the cost of wire capacitance. The hybrid-patterning proposals reduce the circuit variability and delay, with a larger benefit observed in the 7-nm technology node. For example, in the AES circuit at the 7-nm technology, considering the quadruple-patterning options, for Case I, the LELEDP scheme has a much lower variability (σ ) of 8 ps as compared with 33 ps observed in the SAQP scheme. Each design places unique importance on wire parasitics, and the optimum lithography technique for a design can be assessed using this method. Overall, it is shown that the interconnect variability, and its impact on circuit timing, is reduced by choosing the hybrid-lithography regimes.
F. Variation in Circuit Power Dissipation
Total power dissipation in the circuit is impacted by interconnect variations induced by the different flavors of patterning discussed in this paper. As a case study, the variation in the power dissipated by the critical paths in the circuits for an optimal BEOL sizing, namely, Case II is studied for the quadruple-patterning options. The average power dissipation for a constant time interval is measured in HSPICE, and the variations in power dissipation, in particular, the variation in net switching power, are shown in Table IV . The LELEDP regime has reduced variability in wire spacing, and therefore, has reduced variability in wire capacitance, when compared with the (LE) 4 regime. Thus, the variation in power dissipation due to the LELEDP regime is less than that due to the (LE) 4 regime, in all scenarios shown in Table IV . The LELEDP regime enables optimum circuit timing, as discussed in the previous Section IV (E). The circuit is active for a shorter time due to the reduced circuit delay. Therefore, a comparison of the average power dissipation for a constant time interval for all regimes shows that the LELEDP regime has reduced power dissipation. However, the LELEDP scheme depicts higher σ /μ variation in power dissipation, when compared with the SAQP scheme. Since the circuit patterned with the LELEDP regime has a lower delay, it can potentially be physically designed with fewer buffers to meet the target circuit timing, and yield, with a lower power dissipation, similar to the observations in [3] .
V. EUV LITHOGRAPHY
In this section, the precision in core patterning required for the EUV patterning regime using single-patterning, to have better circuit performance than the 193i multipatterning regimes is discussed. The performance of the circuits patterned with EUV lithography is compared with the LELEDP regime at the 7-nm technology node and tabulated in Table V . It is found that in Case I, the core variability has to be less than or equal to 1 nm to supercede the proposed regimes in terms of maximum delay at 90% circuit yield. The core variability requirement with the optimum interconnect sizing (Case II), is more demanding, and requires a 3σ value of 0.5 nm. This is due to the fact that the optimum wire sizing makes the circuit equally sensitive to wire resistance and wire capacitance, which further highlights the improvements in variability management in the proposed hybrid regime. Thus, there is a tremendous importance placed on the precision in patterning technologies. Given the 3σ value requirement of 1 nm or less for EUV lithography to supercede the multipatterning hybrid solutions proposed in this paper, in terms of performance, allows a plausible window to utilize the hybrid solutions until further improvements are achieved in the EUV lithography. However, if EUV lithography is combined with multipatterning, the proposed regime for multipatterning with EUV lithography will show better performance than the traditional multipatterning regimes with EUV lithography.
VI. CONCLUSION
For the first time, the impact of interconnect variability on circuit timing and yield is studied at 11-and 7-nm technology nodes, at a GDSII-level using a novel methodology. Novel hybrid multipatterning schemes, namely, the LELEDP and the LELEQP regimes are proposed, to reduce the impact of wire width variation due to core variability, and overall variability in wire parasitics. Comprehensive variability models are developed to capture the impact of different components of variability, associated with different patterning technologies on wire definitions. It is shown that interconnect variation can impact the circuit timing by 10% in the 7-nm technology node while using the traditional multipatterning regimes. The proposed patterning regimes take the advantage of the paradigm shift in the BEOL design, which makes the circuit delay more sensitive to wire resistance than wire capacitance. Thus, the proposed regimes are engineered to reduce the wire width variation, and therefore, the variation in wire resistance. In the best case scenario, the proposed regime in the quadruple-patterning category, namely, the LELEDP regime reduces the variability approximately to 0.25 times the variability observed in the AES circuit patterned with the SAQP regime for the 7-nm technology node. The proposed regimes also enable optimum circuit timing at 90% yield, in all the categories. It is also found that the core variability in the EUV lithography has to reduce to a 3σ value of 1 nm or less to have lower circuit timing and lower variability in circuit timing than the proposed regimes. Therefore, the proposed regimes are enabled to be attractive patterning alternatives in this window, until there are advancements in the EUV patterning technology, or other patterning approaches, such as the direct-self-assembly patterning [26] .
